

Title: Sub-threshold Computational Circuits for High-order Data-driven Analysis of Physiological Signals
Authors: Shoab Mohammed, Niraj Jha, Naveen Verma (Princeton University)
Email: nverma@princeton.edu

Thanks to emerging sensing and acquisition technologies, wearable and implantable systems are able to access physiologically-indicative signals (e.g., ECG, EEG, ECoG, LFPs, etc.) at low power levels [1], making possible devices of potentially high scientific and clinical value. The signals, however, represent the superposition of many simultaneous physiological processes. Detecting targeted states therefore requires high-order analysis. Sub-threshold computational devices have been demonstrated for basic but low-energy signal processing [2,3]. Higher-order signal models incur substantially higher computational power, challenging the viability of advanced analysis in wearable and implantable devices [4].

Data-driven methods, based on supervised machine learning, provide a powerful framework for creating and applying high-order models for physiological signal analysis [5]. This work explores methods to dramatically reduce the energy of the kernel computations involved by exploiting the parallelism that they potentially offer. The throughput requirements for real-time signal analysis can thus be met at substantially reduced energy levels through low-voltage operation.

The framework used is the support-vector machine (SVM), which enables efficient construction of high-order models by first training on signal features. Detection of targeted states then involves computing signal features and classifying these in real time. Case studies (of neurological and cardiac signal-analysis applications) show that the model complexity required in biomedical detectors will cause the classifier power to dominate by orders of magnitude over feature computation or instrumentation. A classifier is demonstrated that exploits parallelism to permit real-time detection at a sub-threshold minimum-energy point of 0.4V for the supply voltage. In simulation, the classifier operates at 1MHz (500kHz W.C.), and performs the equivalent of 7M MACs/sec, consuming less than 3uJ per classification (the applications require 1-3 classifications/sec). Hardware configurability permits precision scaling of the inputs from 8-12 bits and selectability between classifier transformation functions. The classifier is designed and optimized for model programmability through low-energy readout memories.

References:

- [1] N. Verma, N., A. Shoeb, J. Bohorquez, J. Dawson, J. Guttag, and A. P. Chandrakasan, "A micro-Power EEG acquisition SoC with integrated feature extraction processor for a chronic seizure detection system," *IEEE Journal of Solid-State Circuits*, vol. 45, no. 4, pp 804-816, April 2010.
- [2] J. Kwong and A. Chandrakasan, "An energy-efficient biomedical signal processing platform," in *Proc. IEEE European Solid-State Circuits Conference*, Sept 2010, pp. 526-529.
- [3] S. C. Jocke, J. F. Bolus, S. N. Wooters, A. D. Jurik, A. C. Weaver, T. N. Blalock, and B. H. Calhoun, "A 2.6- μ W sub-threshold mixed-signal ECG SoC," in *Proc. Symp. VLSI Circuits*, June 2009, pp. 60-61.
- [4] S. Mohammed, N. Jha, and N. Verma, "A low-energy computation platform for data-driven biomedical monitoring algorithms," in *Proceedings of the Design Automation Conference*, June 2011, pp. 591-596.
- [5] N. Verma, K. H. Lee, and A. Shoeb, "Data-driven approaches for computation in intelligent biomedical devices: A case study of EEG monitoring for chronic seizure detection," *Journal of Low Power Electronics and Applications*, vol. 1, no. 1, April 2011.