

PARAL



BORATO

The Parallel Computing Laboratory

OMPUTING

Krste Asanovic, Ras Bodik, Jim Demmel, Armando Fox, Tony Keaveny, Kurt Keutzer, John Kubiatowicz, Nelson Morgan, Dave Patterson, Koushik Sen, David Wessel, and Kathy Yelick UC Berkeley

> Microsoft Faculty Summit Bellevue, WA July 17, 2012

Transition to Multicore

Electrical Engineering and Computer Sciences





EECS Par Lab Inception: Needed a Electrical Engineering and Computer Sciences Fresh Approach to Parallelism



- Berkeley researchers from many backgrounds meeting since Feb. 2005 to discuss parallelism
 - Krste Asanovic, Eric Brewer, Ras Bodik, Jim Demmel, Kurt Keutzer, John Kubiatowicz, Dave Patterson, Koushik Sen, Kathy Yelick, ...
 - Circuit design, computer architecture, massively parallel computing, computer-aided design, embedded hardware and software, programming languages, compilers, scientific programming, and numerical analysis
 - Tried to learn from successes in high-performance computing (LBNL) and parallel embedded (BWRC)
- □ Led to "Berkeley View" Tech. Report 12/2006 and new Parallel Computing Laboratory ("Par Lab")

Goal: To enable most programmers to be productive writing efficient, correct, portable SW for 100+ cores & scale as cores increase every 2 years (!)



- Past parallel projects often dominated by hardware architecture:
 - This is the one true way to build computers, software must adapt to this breakthrough!
 - E.g., ILLIAC IV, Thinking Machines CM-2, Transputer, Kendall Square KSR-1, Silicon Graphics Origin 2000 ...
- Or sometimes by programming language:
 - This is the one true way to write programs, hardware must adapt to this breakthrough!
 - E.g., Id, Backus Functional Language FP, Occam, Linda, HPF, Chapel, X10, Fortress ...
- Applications usually an afterthought



Let compelling applications drive research agenda

Par Lab's original "bets"

- Software platform: data center + mobile client
- Identify common programming patterns
- Productivity versus efficiency programmers
- Autotuning and software synthesis

Computer Sciences

- Build-in correctness + power/performance diagnostics
- OS/Architecture support applications, provide flexible primitives not pre-packaged solutions
- FPGA simulation of new parallel architectures: RAMP
- Co-located integrated collaborative center

Above all, no preconceived big idea - see what works driven by application needs.



Co-located Collaborative Center Approach







- 60+ students, 8+ faculty in one shared space
- Faculty in open space, not in offices
- Off-site retreat every 6 months with ~60 outside visitors (industry sponsors, and other invited experts)















- Patterns for parallel programming
- Communication-avoiding algorithms
- Specializers: Pattern-specific compilers
- Effective composition of parallel modules

Dominant Application Platforms

Controversial in 2005,

"Obvious" in 2012



;-) 4

0.00

Laptop/Handheld ("Mobile Client")

Par Lab focuses on mobile clients

✤ Data Center or Cloud ("Cloud")

Electrical Engineering and **Computer Sciences**

RAD Lab/AMPLab focuses on Cloud

Both together ("Client+Cloud")

ParLab-AMPLab collaborations

Computer Sciences (Kurt Keutzer)



Health Computer Sciences Application: Stroke Treatment (Tony Keaveny, ME@UCB) BERKELEY PAR LAB





Showtimes: 2:15, 4:45, 7:15, 9:35

Parallel Browser (Ras Bodik)



Old Joe's Showhouse [Add to My Favorite Theaters] より	TU	****** Rainman Forever	Old Joe's Showhouse	11:55	4.95	3:00	ð		7	:15	
		a	Uwe Boll, Dustin Hoffman, Jim Carrey, Jet Li	MMC Empor	17	1:25	2:45	43	.20	0:15	7:30	
17 Main St., Lilliput	Theater Into Map It	20-0-0	*137 interminable minutes. I counted them.* (Ebert)	Culliner Theater	12	140	5:00	1	5:00		120	
Crance of Khan The		-	"He's an excellent driver in a terrible movie." (Boston Sun)	Little End Cinemac		134	2.15		4.45	-	:20	
Grapes of Knan, The			A top, Deunitely a top, (SP Chronicle)	Little-Littl Coleillas	_	_	2.15	_	4.45		1.3	-
Showtimes: 11:00, 4:15, 5:20, 7:45, 9:55, 10:10	Showt	HERE THE	A streetwise con confronts loneliness in Tokyo	AMC Lilliput	11:45 12 12:00	:40 1:20	2:00	3:30	5:00	6:30	7:30 8:	8:3 05
	Deedeble	- COL	Sofia Coppola, Bill Murray, Bruce Willis, Jet Li	UA Easy Street		1:00	2:30	4	:30	7:6)0	8
Rent and Rentability	Readable		"Extrordinarily powerful A masterpiece of cinema." (Ebert)	Landmark Quinbus				4	:30		8:0	00
Rated PG-13, 1 hr 43 min	/ Cuddab/C		"Beautiful and haunting," (filmscritic.com)	Little-End Cinemas	11:55	1:15	2:30	3:50	5:05	6:25	7:40	
Showtimes: 1:15, 5:15, 9:30	_	1	moves slow but packs a punch. (boston sun)			000000000					mickinging	
			**** Hairy Plumber and the Goomba of Doom	AMC Lilliput	12:00		2:25	1	4:45	7:	15	
	Lavouis /		Fantasy: Mario and Luigi attend a school of wizardry.	UA Easy Street	12:	:40		3:55		7:	:15	
Little-End Cinemas [Add to My Favorite Theaters]		and the second	Not as good as the others, but still a visual treat." (Fherl)	Landmark Quinbus	12:05		2:45					
		A PROVIDENCE	"The boys are back and better than ever." (filmscritic.com)	Gulliver Theater								8:3
47 Main St., Lilliput	Theater In Map It		"Fans of the series won't be disappointed." (Boston Sun)	Little-End Cinemas	11:30	1:35		3:40	5:4	5	7:50	,
Die Hard With More Intensity	Hairy Plumber and the Goomba of Doom	310	****** Rent and Rentability	Old Joe's Showhouse		1:15			5:15			
Rated R, 1 hr 47 min	Rated PG, 2 hr 10 min	A.	Romance: Dissimilar sisters seek husbands in the East Villiage. Ang Lee, Emma Thompson, Kate Winslet, Jet Li	Gulliver Theater	12:	35	2:20		4:55		1	1:20
Showtimes: 11:55, 1:15, 2:30, 3:50, 5:05, 6:25,	Showtimes: 11:30, 1:35, 3:40, 5:45, 7:50, 10:00			Little-End Cinemas						7:	00	
7:40, 9:05 10:15			A poor adaptation of the Broadway hit." (Ebert) "A real tear-jerker. Keep your hanky handy!" (filmscritic.com)									-
Rainman Forever	Rent and Rentability		***** The Little Schemer	PLT Arthouse						3	7:30	
Rated R. 1 hr 33 min	Rated PG, 1 hr 43 min	A since	Adventure: An elephant journeys to find Lambda the Ultimate.									

riedman & Felleisen, Car, Cdr, Cons, Cond

Cons is magnificient! ... Add this movie to your list!" (Ebert)

 Original goal: Desktop-quality browsing on handhelds (Enabled by 4G networks, better output devices)
 Now: Better development environment for new mobile-client applications, merging characteristics of browsers and frameworks (Silverlight, Qt, Android)

Showtimes: 7:00, 9:30, 11:30

Browser Development Stack

Electrical Engineering and Computer Sciences





Music Application (David Wessel, CNMAT@UCB)

p buffers

receive- sndout1 receive- sndout2 receive- sndout3 receive- sndout4 receive- sndout5 receive- sndout5 receive- sndout7 receive- sndout7

lookup-table-make



New user interfaces with pressure-sensitive multi-touch gestural interfaces

Contraction of the

Gestures

Electrical Engineering and Computer Sciences

120-channel speaker array

Programmable virtual instrument and audio processing

Audio



BERKELEY PAR LAB



Pressure-sensitive multitouch array

Electrical Engineering and Computer Sciences



 Laptops/ Handhelds at meeting coordinate to create speaker identified, partially transcribed text diary of meeting



Meeting Diarist Software Architecture



Winner ACM Multimedia Grand Challenge 2009 - find best punchlines in Seinfeld episodes Speedup progress in Par Lab: 2006 0.3x realtime, original code 2008 1.5x realtime, optimized serial code 14.3x realtime, multicore CPU+GPU 2010 2011 250x realtime, pure GPU, from Python code, changed the field!









In a new general-purpose parallel language?

- An oxymoron?
- Won't get adopted
- Most big applications written in >1 language

Par Lab is betting on Computational and Structural Patterns at all levels of programming (Domain thru Efficiency)

- Patterns provide a good vocabulary for domain experts
- Also comprehensible to efficiency-level experts or hardware architects
- Lingua franca between the different levels in Par Lab





ELECTRIC AND THE CONDUCT Sciences Motif (nee "Dwarf") Popularity (Red Hot Blue Cool)

How do compelling apps relate to 13 motifs?

	Embed	SPEC	DB	Games	ML	CAD	НРС	Health	Image	Speech	Music	Browser
1 Finite State Mach.												
2 Circuits												
3 Graph Algorithms												
4 Structured Grid												
5 Dense Matrix												
6 Sparse Matrix												
7 Spectral (FFT)												
8 Dynamic Prog												
9 Particle Methods												
10 Backtrack/ B&B												
11 Graphical Models												
12 Unstructured Grid												
13 Monte Carlo												

Computer Sciences Pattern Language (OPL-2010) (Kurt Keutzer, Tim Mattson)



EECS Electrical Engineering and Computer Sciences Mapping Patterns to Hardware





Only a few types of hardware platform







Electrical Engine and Computer Free asonable low-level mappings





Electrical Engineering and Computer Sciences platform-specific compilers



aka. "Stovepipes"



Allow maximum efficiency and expressibility in specializers by avoiding mandatory intermediary layers







- 1. Arithmetic (FLOPS)
- 2. Communication: moving data between
 - levels of a memory hierarchy (sequential case)
 - processors over a network (parallel case).



Electrical Engineering and Computer Sciences (Jim Demmel & BEBOP Group)



- Cost of communication >> cost of arithmetic
 - True for cost = time, or cost = energy per operation
 - Cost gap growing over time

Goals

. . .

- Identify lower bounds on *communication* required by widely used algorithms
 - Many widely used libraries (eg Sca/LAPACK) communicate asymptotically more than necessary
- Design new algorithms that attain lower bounds
 - Possible for dense and sparse linear algebra, n-body,
 - Big speedups and energy savings possible

Electrical Engineering and A few examples of speedups Computer Sciences

Matrix multiplication

- Up to 12x on IBM BG/P for n=8K on 64K cores; 95% less communication
- QR decomposition (used in least squares, data mining, ...)
 - Up to **8x** on 8-core dual-socket Intel Clovertown, for 10M x 10
 - Up to 6.7x on 16-proc. Pentium III cluster, for 100K x 200
 - Up to 13x on Tesla C2050 / Fermi, for 110k x 100
 - Up to 4x on Grid of 4 cities (Dongarra, Langou et al)
 - "infinite speedup" for out-of-core on PowerPC laptop
 - LAPACK thrashed virtual memory, didn't finish
- Eigenvalues of band symmetric matrices
 - Up to 17x on Intel Gainestown, 8 core, vs MKL 10.0 (up to 1.9x sequential)
- Iterative sparse linear equations solvers (GMRES)
 - Up to 4.3x on Intel Clovertown, 8 core
- N-body (direct particle interactions with cutoff distance)
 - Up to 10x on Cray XT-4 (Hopper), 24K particles on 6K procs.





- SIAM Linear Algebra Prize 2012, for best paper in previous 3 years, deriving lower bounds
- SPAA'11 Best Paper Award, for Strassen lower bounds
- EuroPar'11 Distinguished Paper Award, for asymptotically faster "2.5D" matmul and LU
- Citation in 2012 DOE Budget Request …

President Obama cites Communication-Avoiding Algorithms in the FY 2012 Department of Energy Budget Computer Sciences Request to Congress:



"New Algorithm Improves Performance and Accuracy on Extreme-Scale Computing Systems. On modern computer architectures, communication between processors takes longer than the performance of a floating point arithmetic operation by a given processor. ASCR researchers have developed a new method, derived from commonly used linear algebra methods, to **minimize** communications between processors and the memory hierarchy, by reformulating the communication patterns **specified within the algorithm**. This method has been implemented in the TRILINOS framework, a highly-regarded suite of software, which provides functionality for researchers around the world to solve large scale, complex multi-physics problems."

FY 2010 Congressional Budget, Volume 4, FY2010 Accomplishments, Advanced Scientific Computing Research (ASCR), pages 65-67.

CA-GMRES (Hoemmen, Mohiyuddin, Yelick, Demmel) "Tall-Skinny" QR (Grigori, Hoemmen, Langou, Demmel)





6.26 GTEPS

4.45 GTEPS

1.76 GTEPS

- New algorithm for Breadth-First Search
- Highest single-node performance in November 2011, Graph500, using Intel Xeon E7-8870 (Mirasol)
- #15: BlueGene 2048 cores
 6.93 GTEPS
- ✤ #16: Jaguar 1024 cores
- ✤ #17: Mirasol 40 cores 5.12 GTEPS
- ✤ #18: Blacklight 512 cores
- ✤ #19: Todi 176 TESLA GPUs 3.05 GTEPS
- #20: Convey 4 FPGAs

31

Autotuning for Code Generation (Demmel, Yelick)



- Problem: generating optimized code is like searching for needle in haystack; use computers rather than humans
- Auto-tuners approach: program <u>generates</u> optimized code and data structures for a "motif" (~kernel) mapped to some instance of a family of architectures (e.g., x86 multicore)
- Use empirical measurement to select best performing.
- ParLab autotuners for stencils (e.g., images), sparse matrices, particle/mesh, collectives (e.g., "reduce"), ...



EECSSEJITS: "Selective, Embedded, ^{Electrical Engineering af} Computer Science Just-In Time Specialization" (Fox)



- SEJITS bridges productivity and efficiency layers through specializers embedded in modern high-level productivity language (Python, Ruby, ...)
 - Embedded "specializers" use language facilities to map high-level pattern to efficient low-level code (at run time, install time, or development time)
 - Specializers can incorporate/package autotuners

Two ParLab SEJITS projects:

- Copperhead: Data-parallel subset of Python, development continuing at NVIDA
- Asp: "Asp is SEJITS in Python" general specializer framework
 - Provide functionality common across different specializers



SEJITS Overview







Asp: Who Does What?







Composition



All applications built as a hierarchy of modules, not just one kernel



Structural patterns describe the common forms of composing sub-computations: E.g., task graph, pipelines, agent&repository



- Data format/layout: Must translate between data formats or layouts expected by different components
- Synchronization: Must correctly synchronize data passing between or shared by multiple components
- Resource management: Must share hardware resources to execute components in parallel

Efficient Parallel Composition of Libraries is Hard

Electrical Engineering and Computer Sciences





Libraries compete unproductively for resources!





- *Merged* resource and computation abstraction.
- More accurate resource abstraction.
- Let apps provide own computation abstractions





- Lithe is an ABI to allow application components to co-operatively share hardware threads.
- Each component is free to map computational to hardware threads in any way they see fit
 - No mandatory thread or task abstractions
- Components request but cannot demand harts, and must yield harts when blocked or finished with task

Electrical Engineering and Computer Sciences 2-Level Scheduling (Kubiatowicz)





1st level: OS determines coarse-grain allocation of resources to jobs over space and time

2nd level: Application schedules component tasks onto available "harts" (hardware thread contexts) using Lithe

EECResource Management using Convex Electrical Engin Optimization (Sarah Bird, Burton Smith)



- Each process receives a vector of basic resources dedicated to it
 - e.g., fractions of cores, cache slices, memory pages, bandwidth
- Allocate minimum for QoS requirements
- Allocate remaining to meet some system-level objective
 - e.g., best performance, lowest energy, best user experience







- Organize software around parallel patterns
 - Maximize reuse since patterns common across domains
- Each pattern implemented with efficient algorithms packaged as SEJITS specializers using autotuners
- Programmer composes functionality at high-level using productivity language
- System composes resource usage at low-level using 2-level scheduling
 - Tessellation OS at coarse-grain
 - Lithe user-level scheduler ABI at fine-grain



Par Lab Stack Overview









- What about GPUs versus CPUs?
- These architectures are closely related, and converging.
- Both have multiple multithreaded cores each with many SIMD lanes
 - original vision was "manycore" more accurate to say future is "manylane".
- Most of our techniques can be applied to both

EEECS Electrical Engineering and Computer Sciences Par Lab Architecture Research

Focus on supporting application and OS needs:

- Hardware partitioning support
- Performance counters
- High-performance FPGA-based simulators
- New architecture ideas:
 - New data-parallel execution engines
 - Hardware+software managed memory hierarchy
 - Specialized accelerators (e.g., graph machines)
- Extensive development of VLSI flow to allow real layout of various data-parallel accelerators
 - Accurate cycle time, area, energy



RAMP Gold



- Rapid accurate simulation of manycore architectural ideas using FPGAs
- Initial version models 64 cores of SPARC v8 with shared memory system on \$750 board
- Hardware FPU, MMU, boots our OS and Par Lab stack!



	Cost	Performance (MIPS)	Time per 64 core simulation
Software Simulator	\$2,000	0.1 - 1	250 hours
RAMP Gold	\$2,000 + \$750	50 - 100	1 hour





- Research supported by Microsoft (Award #024263) and Intel (Award #024894) funding and by matching funding by U.C. Discovery (Award #DIG07-10227).
- Additional support comes from Par Lab affiliates National Instruments, NEC, Nokia, NVIDIA, Samsung, and Oracle/Sun.





